

Exploring Spin Transfer Torque Devices for Unconventional Computing

Kaushik Roy, *Fellow, IEEE*,

Deliang Fan, Xuanyao Fong, Yusung Kim, Mrigank Sharad, Somnath Paul, Subho Chatterjee,
Swarup Bhunia, *Senior Member, IEEE*, and Saibal Mukhopadhyay, *Senior Member, IEEE*

(Invited Paper)

Abstract—This paper reviews the potential of spin-transfer torque devices as an alternative to complementary metal–oxide–semiconductor for non-von Neumann and non-Boolean computing. Recent experiments on spin-transfer torque devices have demonstrated high-speed magnetization switching of nanoscale magnets with small current densities. Coupled with other properties, such as nonvolatility, zero leakage current, high integration density, we discuss that the spin-transfer torque devices can be inherently suitable for some unconventional computing models for information processing. We review several spintronic devices in which magnetization can be manipulated by current induced spin transfer torque and explore their applications in neuromorphic computing and reconfigurable memory-based computing.

Index Terms—Domain wall motion, in-memory computing, magnetic tunnel junction, neuromorphic computing, spin torque oscillator, spin transfer torque.

I. INTRODUCTION

WITH Dennard scaling of complementary metal–oxide–semiconductor (CMOS) devices slowing down, work has started to explore new devices that can potentially replace CMOS. Although extensive research for the “next switch” has

not yet yielded a clear winner, many of the new devices that have been explored, such as the spin-transfer torque devices [1]–[7] or the tunnel field-effect transistors [8], [9], have unique characteristics that set them apart from traditional MOS transistors. To truly leverage the potential of these devices, there is a need to explore new computing models that are uniquely suited to the characteristics of these devices, thereby attaining performance that CMOS cannot achieve. Recent experiments on spintronic devices have demonstrated high speed switching of nano-scale magnets with spin polarized currents [4], [5]. Together with other characteristics, including nonvolatility, zero current leakage and high integration density, spin-transfer torque devices have been explored to design compact, high-speed, low-power memory and Boolean logic [28], [34], [72]. While the suitability of spin-transfer torque (STT) devices for on-chip memory is widely accepted, the suitability of spin-torque devices for logic applications is debatable [72]. However, a wider perspective on the application of spin-transfer torque devices would involve exploring combination of spin and charge devices and searching for computation models enabled by their unique capabilities to truly leverage their benefits. In this paper, we review several spintronic devices in which magnetization can be manipulated by the current induced spin transfer torque and explore the applications of these devices in unconventional computing, including neuromorphic computing and reconfigurable in-memory computing.

II. SPIN TRANSFER TORQUE EFFECT AND DEVICES

In this section we present the basics of the STT phenomenon and review device structures that can be attractive for many applications such as recognition, matching, using brain-inspired computing models [39]–[41]. The storage devices can also lead to new energy-efficient computing fabrics, such as reconfigurable memory-based computing [43], [73]. The ability to realize both logic and random access memory block (STTRAM) [78]–[80] using STT devices can enable in-memory computing inside last level memory of a computer system to accelerate diverse data-intensive kernels. Benefits of such in-memory computing has been recently studied in the context of flash memory [74], [75]. The random access capability and lower power access of STTRAM is highly promising for future-generation in-memory computing platforms.

Manuscript received February 07, 2015; accepted February 14, 2015. Date of current version March 09, 2015. The work was supported in part by Center for Spintronic Materials, Interfaces, and Novel Architectures (CSPIN), a MARCO and DARPA sponsored StarNet center, by the Semiconductor Research Corporation, in part by the National Science Foundation, and in part by the National Security Science and Engineering Faculty Fellowship. This paper was recommended by Editor-in-Chief M. Delgado-Restituto and Deputy Editor-in-Chief Y.-K. Chen.

K. Roy, D. Fan, X. Fong, and Y. Kim are with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: kaushik@purdue.edu; dfan@purdue.edu; xfong@ecn.purdue.edu; yusung@purdue.edu).

S. Paul and S. Chatterjee are with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: somnath.paul@intel.com; subho.chatterjee@intel.com).

S. Bhunia is with the Electrical Engineering and Computer Science Department, Case Western Reserve University, Cleveland, OH 44106 USA (e-mail: skb21@case.edu).

S. Mukhopadhyay is with Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332 USA (e-mail: saibal@ece.gatech.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JETCAS.2015.2405171




Fig. 1. Physical structure of MTJ and its band structure of parallel and anti-parallel configurations.

A. Magnetic Tunnel Junction

The typical magnetic tunnel junction (MTJ) structure is shown in Fig. 1. It consists of two ferromagnetic layers with a tunnel barrier sandwiched between them [6], [10]–[12]. One of the layers is a fixed magnetic layer, while the other one is a free magnetic layer. The key characteristics of the MTJ arise from the fact that the ferromagnetic layers act as polarizers of electron spin, which is illustrated by the band diagrams in Fig. 1. As a result, the tunneling probability of electrons across the tunnel barrier depends on the relative magnetization directions of the pinned and free magnetic layers which manifests as the tunneling magneto-resistance (TMR) effect [6], [10]–[12]. Hence, electrons flowing through the MTJ are spin polarized, and the band structure of the stack introduces a *spin filtering effect*.

As Fig. 1 shows, electrons can only tunnel into the subband of the same spin orientation in the absence of spin-flip processes. When the magnetization directions of the ferromagnetic layers are *parallel* (P), the number of filled and empty electronic states (for each spin) are well matched. On the other hand, the same electronic states (for each spin) are mismatched when the magnetization directions of the ferromagnetic layers are *anti-parallel* (AP). Thus, the tunneling conductance of the MTJ is high (low) when the MTJ configuration is P (AP). Furthermore, the tunneling conductance of the MTJ can be expressed as

$$G(\theta) = \frac{1}{2}(G_P + G_{AP}) + \frac{1}{2}(G_P - G_{AP}) \cos \theta \quad (1)$$

where θ is the relative angle of two ferromagnetic layer magnetization orientations, G_{AP} and G_P are the conductance when $\theta = 180^\circ$ (two magnetization orientations are anti-parallel) and $\theta = 0^\circ$ (two magnetization orientations are parallel), respectively. We may then define the TMR ratio, which quantifies the distinguishability between P and AP states of the MTJ, as

$$\text{TMR ratio} = \frac{G_P - G_{AP}}{G_{AP}}. \quad (2)$$

Since the spins of electrons flowing through the MTJ are polarized, they exert spin-transfer torque (STT) on the magnetization of the ferromagnetic layers. The magnetization of the fixed layer is strongly pinned so that STT acting on it is negligible. When electrons enter a nano-magnet, the electrons ex-




Fig. 2. Typical domain wall structure (a) in-plane magnetic anisotropy transverse head-to-head transverse DW, (b) IMA vortex DW, (c) perpendicular magnetic anisotropy nanowire with Neel DW, and (d) PMA Bloch DW.

perience an exchange field that tries to align their spin directions with the magnetization direction of the nano-magnet. Thus, the electrons experience a torque in the magnetization direction of the nano-magnet. Due to angular momentum conservation, an equal and opposite torque is exerted on the magnetization of the nano-magnet. This torque arises due to exchange of spin angular momentum between electrons and nano-magnet, and is called *spin-transfer torque*. Thus, spin-polarized electrons flowing through the MTJ exert STT that rotates the magnetization of the free layer parallel or anti-parallel with the fixed layer magnetization, depending on the direction of current flow.

The behavior of the magnetization of the nano-magnet can be modeled using the Landau–Lifshitz–Gilbert equation with spin-transfer torque term [71]

$$\frac{d\mathbf{m}}{dt} = \underbrace{-|\gamma| \mathbf{m} \times \mathbf{H}_{eff}}_{\text{precession}} + \underbrace{\alpha \mathbf{m} \times \frac{d\mathbf{m}}{dt}}_{\text{damping}} + \underbrace{|\gamma| \left| \frac{\hbar}{\mu_0 e} \right| \frac{P J}{t_m M_S} (\mathbf{m} \times \mathbf{m}_P \times \mathbf{m})}_{\text{spin-transfer torque}} \quad (3)$$

\mathbf{m} is the magnetization vector of nano-magnet, γ is the gyromagnetic ratio, \mathbf{H}_{eff} is the effective magnetic field, and α is the damping factor. \hbar is the reduced Planck constant, e is the electron charge, J is current density, t_m free layer length in the direction of current flow, M_S is the saturation magnetization of the magnet, P is the polarization efficiency factor, m_p is the spin polarization of the fixed layer. The first term in (3) describes the magnetization *precession* resulting from effective magnetic field. The second term describes the *damping* that aligns \mathbf{m} with \mathbf{H}_{eff} . Finally, the third term describes the current-induced STT.

B. Domain Wall Strip

Fig. 2 shows a ferromagnetic wire, called domain wall stripe (DWS), with a nanowire-like geometry and opposite magnetization at its two ends. The magnetization transition region along the DWS from one direction to the opposite direction is called domain wall (DW), whose structure and size are dependent on

the DWS geometry and material properties. Typical DW structures in a DWS are also shown in Fig. 2[16]. Magnetic domains lie along the wire axis (in-plane magnetic anisotropy, IMA, domains) in materials where the shape anisotropy dominates (such as Permalloy, NiFe, or Py). The DW can be either transverse or vortex domain wall. The former DW structure occurs in thin and narrow nano-strips whereas the latter occurs when the nano-strip is wider and thicker [16], [17]. The domains are magnetized in the out-of-plane (perpendicular) direction in materials with strong perpendicular magnetic anisotropy (PMA) such as Co/Ni magnetic multilayers. DWs in PMA-based DWS can be either Neel-type narrow DWS or Bloch-type in wider DWS. The direction of DW rotation (or its *chirality*) is energetically degenerate such that left- and right-handed rotations of the DW are equally likely to occur. However, in the presence of broken inversion symmetry, Dzyaloshinskii–Moriya interaction (DMI) [18], [19] can favor and stabilize a particular DW configuration [20]–[22].

Current-induced domain wall motion (CIDWM) due to STT have been observed in DWS [23]–[25]. In the DWS, when the electrons are injected through a fixed domain, they become spin-polarized and exert STT on the DW. This torque induces the rotation of magnetization to the hard-axis direction, resulting in the pinning force. If the current density is above a certain threshold, the STT can overcome this pinning force, leading to steady domain wall motion (DWM). The critical current density- $j_{th} \propto K_{h.a.} \Delta$, where $K_{h.a.}$ is hard-axis anisotropy and Δ is the domain wall width. The hard-axis anisotropy of a PMA device reduces with smaller device thickness and becomes much lower than that of an IMA device. Moreover, the DW width in a PMA device is in general narrower than that in an IMA device. Thus, a scaled PMA magnetic nano-strip has a much lower j_{th} than IMA magnetic nano-strip. Earlier CIDWM experiments on IMA ferromagnetic nanowires showed the critical current density of DWM was in the order of 10^8 A/cm² [23]–[25]. This current density causes excessive Joule heating and also causes reliability concerns such as electromigration [23]–[25]. PMA nano-wires on the other hand can have much lower j_{th} [26], [27], which is better for mitigating electromigration issues and for energy consumption. Consequently, most of the recent research has been shifted to PMA nanowires.

III. NEUROMORPHIC COMPUTING USING SPIN-TRANSFER TORQUE DEVICES

The “neurons” connecting to each other and to external stimuli through programmable “synapses” are the fundamental computing units of neural network [38]. The basic operation of an artificial neuron involves summing the N weighted inputs and passing the result through a thresholding function. The spin-transfer torque devices discussed in Section II can be used to realize energy efficient analog summation/integration and thresholding operations with the help of appropriate circuits [39]–[42]. Thus, this direct mapping to the operation of biological neuron leads to ultra-low power neuromorphic computation hardware by exploiting the spin-based neuron.




Fig. 3. Spin neuron based on LSV with two complementary inputs and its output magnet ($m1$) state.

A. Spin-Neuron Based On Lateral Spin Valve

The device structure of bipolar spin-neuron based on lateral spin valve (LSV) is shown Fig. 3, where all of the ferromagnetic contacts ($m1$ – $m4$) are deposited on top a nonmagnetic (NM) channel [13]–[15], [39]. The input magnets ($m2$ – $m4$) are acting as spin injectors and the output magnet ($m1$) forms a MTJ-based read port with a fixed magnet. The spin polarity of magnet $m2$ and $m3$ are anti-parallel and lie along their easy axis, while the preset magnet— $m4$ has its easy axis orthogonal to that of $m1$. The input magnet $m2$ (or $m3$) takes the excitatory (or inhibitory) synapse current, while the preset magnet— $m4$ is used for implementing current mode Bennett clocking [39]. The operations of this bipolar spin-neuron can be divided into two steps—*preset* and *thresholding*. For the initial preset step, a charge current pulse through $m4$ gets spin-polarized and presets the spin-polarity of $m1$ along its hard-axis. After removal of the preset pulse, the input magnet $m2$ and $m3$ take the excitatory and inhibitory synapse currents, which make $m1$ switch back to its easy axis because of the STT from the spin-polarized currents. In the end, the final spin polarity of $m1$ depends upon the difference ΔI between the excitatory synapse current and inhibitory synapse current. Hard axis, being an unstable state for $m1$, even a small value of ΔI , effects deterministic easy-axis restoration. The MTJ-based read port has a larger effective resistance when the spin polarity of $m1$ is anti-parallel to the fixed magnet and vice versa, which can be sensed by a dynamic CMOS latch. Therefore, the spin-neuron based on LSV can efficiently implement the thresholding operation of the total synapse currents.

B. Domain Wall Strip As Synapse

In neural network, the neurons are connected to each other through programmable synapses that are used for weighting operation of the input stimulus. In order to cooperate with the spin-neuron described in previous subsection, the authors in [39] also proposed the use of domain wall strip as synapse, where its programmable spin injection strength is used for implementing spin mode weighting operation. Fig. 4(c) shows a DWS interfaced with the nonmagnetic channel of a neuron MTJ.




Fig. 4. (a) Biological neural network, (b) one to one mapping of biological neural network using spin-CMOS hybrid neural network, (c) domain wall strip as synapse, where its programmable vertical current spin injection strength is used for implementing spin model weighting operation.

During computation, the input charge (synapse) current is injected into the channel through the DWS in the vertical direction. The spin polarization strength and direction of the vertical charge current reaching the channel is proportional to the offset of the domain wall location from the center [39]. For the extreme left location of the domain wall, the charge current reaching the metal channel is maximally left polarized and vice-versa. The net spin polarization is reduced to zero for the central location of the domain wall, as equal amount of left and right spin electrons are injected into the channel in this case. The output neuron MTJ free layer magnetization is determined by the net STT coming from all of the synapses as described in the operation of spin-neuron based on LSV. Thus, the position of domain wall along the DWS is encoded as the weight of the synapse. The domain wall position (weight) is programmed by the current injection along the length of the DWS, during which the channel is kept in a floating state. Hence, writing and computation modes are fully decoupled. The incorporation of notches along the length of the DWS synapse can help in achieving larger number of weight levels with higher writing accuracy. Note that, a thin MgO layer is incorporated between the DWS and the channel to enhance spin injection efficiency by reducing the spin resistance mismatch between the channel and the magnet [47]. On the other hand, it also reduces the fringe current passing through the parallel path provided by the floating channel during the write operation.

Fig. 4(a) and (b) depicts the one to one similarity between the biological neural network and the spin-CMOS hybrid artificial neural network (ANN) based on the DWS synapse and LSV spin-neuron. The spin potential of the metal channel, analogous




Fig. 5. Device structure of DWN when $d3$ is parallel or anti-parallel to $d1$, corresponding to different synapse current directions.

to neuron cell body, can be related to the electrochemical potential in biological neuron's cell body [48]. The dynamic CMOS latch is used to sense the state of current neuron MTJ and drives a distributed set of current source transistors providing supply current to all receiving neurons through the respective DWS synapses. The supply voltages of the source terminal of current source transistors and the ground lead of the spin-neuron modules are $V + \Delta V$ and V volts, respectively. Thus, the synapse current flows across a small terminal voltage of ΔV (~ 30 mV), leading to current model and ultra-low power consumption in inter-neuron communication

C. Spin-Neuron Based On Domain Wall Strip

Fig. 5 shows another spin-neuron based on DWS, which is called domain wall neuron (DWN) [40], [41]. A thin and short nano-magnet domain, $d3$ (the “free domain”) connects two anti-parallel fixed nano-magnet domains, $d1$ and $d2$. Unlike the bipolar spin-neuron in Fig. 3, DWN is a unipolar neuron model, where $d1$ is the input port and $d2$ is grounded. The total synapse currents are injected through $d1$. As described in Section II, the spin polarity of the free domain ($d3$) can be written parallel or anti-parallel to $d2$ depending on the direction of current injected from $d1$ (Fig. 5). The state of $d3$ can be read through the MTJ formed between a fixed polarity magnet and $d3$. The effective resistance of the MTJ is smaller when the MTJ fixed magnet and $d3$ have the same spin polarity and vice-versa, which can be detected by a dynamic CMOS latch. Thus, the DWN can detect the polarity of the current flow at its input node. However, a small hysteresis in the DWN switching characteristics arises from the nonzero current threshold for DW motion. In order to make it closer to an ideal step function, the critical current of domain wall motion can be reduced by device scaling and lowering the magnetic anisotropy barrier.

D. Memristor Crossbar Array As Synapse

In the ANN model, the inputs go through the associated synapses (multiplied by weights) and are summed up as input to neuron transfer function. This operation can be implemented efficiently using a memristor crossbar array (MCA) combined with the previous described domain wall neuron. Fig. 6 shows




Fig. 6. One layer feed-forward spin-CMOS hybrid neural network using MCA-synapse and domain wall neuron.

the one layer of feed-forward artificial neural network using MCA as synapses and DWN as neurons [40], [41], [46]. In MCA, the conductance (g_{ij}) of a memristor, interconnecting two sets of metal bars, is programmed to the corresponding synaptic weight. One terminal of the DWN is connected with the input synapses, while the other terminal is connected to a fixed voltage V . Due to low resistance of the magneto metallic write path of the DWN, in absence of any input signal, the input terminal of the neuron is also clamped to the same voltage potential.

In the biological neural network, the electrical-chemical signals are transmitted between neurons through “axons” [38]. In Fig. 6, the interconnection between the domain wall neurons are implemented by deep triode current source (DTCS) PMOS transistors. In order to make sure the transistors work in the deep-triode region, the drain to source voltage of DTCS is of the order of few tens of millivolts. The drain to source current, I_{ds} , is fairly linear proportional to $V_{dd} - V_T - V_g$, where V_T is the threshold voltage and V_g is the gate voltage. Therefore, DTCS transistor can transmit the neuron output voltage (V_g) into synapse current (I_{ds}) similar to “axon.” Fig. 6 shows the spin-CMOS hybrid feed-forward ANN (one layer) hardware design using DTCS-axon, MCA-synapses and domain wall neuron, which shows one to one similarity to biological neural network. In this system, the i th voltage input (V_i) to the MCA synapses connect to the j th domain wall neuron with either positive (g_{ij+}), negative (g_{ij-}) or zero weight. For zero weight (i.e., no connectivity), both g_{ij+} and g_{ij-} are programmed to high resistance “off” state. As shown in Fig. 6, the source terminal of DTCS-axon is connected to a voltage potential of $V + \Delta V$ (for positive weights) or $V - \Delta V$ (for negative weights), where ΔV can be $\sim 50mV$. Ignoring the parasitic resistance of the metal crossbar (for small scale network size), the current goes through one synapse can thus be written as $I_{in}(i) \cdot g_{ij}/g_{TR}$, where $I_{in}(i)$ is the current supplied by the i th DTCS transistor, g_{ij} is the synapse weight dependent conductance of the i th input to the j th neuron and g_{TR} is the total conductance (of all the memristors) connected to a

horizontal bar (dummy memristors are added such that g_{TR} is equal for all horizontal bars). Therefore, the current coming out of each MCA in-plane bar is the total current going into the corresponding domain wall neuron, which can be expressed as $\sum I_{in}(i) \cdot (g_{ij+} - g_{ij-})/g_{TR}$. This current determines the domain wall neuron state, which is detected using a high resistance voltage divider formed between a reference MTJ and the DWN read MTJ.

The previous described spin-neurons can also be employed in the design of other different classes of neuromorphic architectures, where large number of neurons can be connected in various network topologies, such as cellular neural network [44], convolution neural networks [45], and hierarchical temporal memory [42].

IV. COMPUTING USING COUPLED SPIN TORQUE NANO-OSCILLATORS

In this section, we present the basic device structures of STNOs [49]–[52] and the coupling phenomenon between multiple STNOs [58]–[65]. Such coupled STNO array can be used in non-Boolean computations for image processing applications.

A. Spin-Torque Nano-Oscillator

A standard two-terminal STNO has two ferromagnetic layers separated by either a thin nonmagnetic metal [giant magnetoresistance (GMR)] or a thin insulating oxide (TMR). One of the ferromagnetic layers has a fixed magnetization, while the other one is called “free layer” in which the magnetization can be influenced by a charge current passing through the device and/or by an applied magnetic field. This device offers lower resistance when the spin polarity of the free layer is parallel to the fixed layer compared to that of the anti-parallel state. When the charge current is injected into the device, the electrons become spin-polarized because of the high polarity fixed magnetic layer. The spin-polarized electrons exert STT in the free layer, as described in Section II. The dynamics of the free layer is governed by Landau–Lifshitz–Gilbert (LLG) equation with a Slonczewski’s torque term (1). For a given static magnetic field, the free layer spin polarity can be set into steady state precession, biased with a constant charge current. Under such a condition, the STT due to the charge current and the inherent damping torque balance out each other, preventing the bi-stable switching transition. The resistance of spin valve can be expressed as a function of relative angle (θ) between the spin polarizations of the two ferromagnetic layers, as shown in (2).

Recently, several other three-terminal STNO structures, such as spin hall effect (SHE) STNO [66]–[70] and dual pillar (DP) STNO [58], have been proposed. In SHE-STNO, a MTJ is milled on the spin hall metal nano-strip. When a charge current is applied along the spin hall metal nano-strip, it injects spin current into the MTJ free layer, leading to a sustained oscillation. The output voltage oscillation can be obtained by passing a read current through the MTJ. The device structure of SHE-STNO offers separate control of frequency and output oscillation amplitude. Thus, the output voltage swing can be tuned without disturbing the frequency. Another three-terminal STNO, DP-STNO, also comes with decoupled bias and read




Fig. 7. Frequency versus current plot for two spin wave coupled STNOs, showing the locking range.

paths [58], where an extended free layer is shared by the low resistance, magneto-metallic GMR interface and a high-resistance TMR interface. The GMR interface is used for biasing that allows the application of low bias voltage. The TMR interface is used for sensing to obtain a large output voltage swing.

B. Frequency/Phase Locking Mechanisms of Multiple Stnos

The frequency/phase locking of multiple STNOs can be obtained through magnetic coupling [58]–[61], electrical coupling [62], or injection locking mechanisms [63]–[65]. Magnetic coupling may involve the spin wave interaction through a shared magnetic substrate [12] or dipolar fields exchange of physically isolated STNOs lying in close proximity. Thus, only small number of STNOs can be synchronized through magnetic coupling because of geometrical constraints. Fig. 7 shows the frequency locking property of two STNOs coupled through spin wave interaction. The DC bias of STNO1 is kept constant, while the dc bias of STNO2 is varied. The frequency of STNO1 is almost constant (variation because of thermal noise), whereas, the frequency of the second STNO increases with its dc bias current. The two STNOs oscillate independently, when the frequencies are far apart. They acquire phase and frequency lock when their frequencies lie in *locking range*, as depicted in Fig. 7. In a STNO array, if each output oscillation signal is combined into a broadcast signal and superposed to the dc driving current of each STNO, the frequency locking of this STNO array can be obtained by this electrical connectivity [62]. The other locking mechanism is called injection locking [63]–[65], where multiple STNOs get frequency/phase lock through the injection of an external microwave signal (ac current or field) close to the STNO free running frequency. Compared with magnetic coupling, electrical coupling and injection locking mechanism can be employed for synchronization of large numbers of STNOs.

The coupling phenomenon of multiple STNOs is attractive for ultra-low power non-Boolean computation for image processing applications [53]–[58]. Fig. 8 shows a 3×3 STNO array with spin wave based nearest neighbor coupling, which can be employed for image edge extraction [58]. All of the STNOs in the array were in a locked state by a common biasing current and spin wave coupling at the initial computing state. Then, the dc bias current of each STNO is shifted a value that is proportional to the pixel intensity of the corresponding 3×3 image window. If the input image window is in the edge region, the current inputs of the STNO array are different enough




Fig. 8. (a) Input grey-scale image, (b) Schematic of 3×3 STNO array with magnetic coupling between nearest neighbors, (c) the transient output waveforms of STNO array for unlocked and locked cases, (d) the integrator output voltages of coupled STNOs array indicating the edge plot of the input image.

to induce large frequency shifts of STNOs, leading to upset the locking. Fig. 8(c) shows the nine STNO transient output oscillations for unlocked and locked state, corresponding to the “edge” and “nonedge” image regions. The outputs of the STNO array are capacitively added and applied to a CMOS integrator design. The summation of locked STNO array leads to a regular waveform and faster charging of integrator, while the unlocked STNO array induces an irregular waveform and slower charging of integrator. Thus, given a constant charging time, the high integrator output voltage indicates the nonedge region of the image (locking of the STNO array), as shown in Fig. 8(d). Another promising application is the associative pattern matching, where the degree of match (DOM) between two analog vectors is evaluated by exploiting the input dependent locking characteristics of the coupled STNOs array [53]–[57].

V. RECONFIGURABLE IN-MEMORY COMPUTING

Memory arrays built with STT devices are highly promising for building energy-efficient reconfigurable computing platforms. A number of nonvolatile reconfigurable frameworks employing STTRAM as the primary storage element have been proposed earlier [85]–[87]. All these architectures employ a spatial computing model similar to conventional FPGAs, where the STTRAM is used to store the configuration in small 1-D lookup tables (LUTs). This has two major limitations: 1) it fails to exploit the high integration density of the STTRAM array; 2) the requirement for CMOS-STTRAM hybridization at the location of each configuration bit poses serious challenge in fabricating the proposed architectures. These limitations can be effectively addressed while leveraging the integration and access performance/energy benefits of large STTRAM array in an alternative memory-based reconfigurable hardware platform. We call it memory-based computing (MBC) platform that favors mapping multiple-input multiple-output functions




Fig. 9. MCB micro-architecture (left) and a MBC platform with multiple hierarchically-connected MCB units (right).

as LUTs in a large 2-D memory and then evaluating them in a spatio-temporal manner [73]–[77].

A. Nonvolatile MBC Using *Sttram*

The primary concept behind MBC system is to use a dense 2-D memory array to map logic functions and evaluate them in time-multiplexed and topological fashion using a small controller designed using regular logic structure. The controller can be realized with either CMOS or STT device based logic circuits. It departs from both standard logic based or FPGA-based information processing system as MBC uses a large and dense embedded memory array for processing (not logic gates or small LUTs).

Fig. 9 illustrates the architecture of a memory based computing system. The computational building block (shown left) in the MBC platform referred as memory-based computational Block or MCB (similar to CLB in FPGA) consists of the following three major components: *the schedule table* (a small memory that holds the partitions), *the function table* (a large memory array that holds the LUTs), and *the controller module*. MBC minimizes overhead from programmable interconnects (PIs) due to two reasons: 1) partitioning the target application into large multi-input multi-output partitions which are mapped to the memory array inside each MCB; and 2) local multi-cycle execution inside each computing element. An example of reduction in PI is shown in Fig. 10 for an ISCAS-89 benchmark circuit s38417. MBC is expected to provide the following major advantages over conventional FPGA-based spatial computing framework: 1) higher integration density, 2) higher energy efficiency, 3) better reliability under high defect or parameter variability induced failures as well as transient failures such as soft errors, and 4) higher scalability of performance across technology generation. The last point is illustrated in Fig. 11, which shows the energy delay product (EDP) improvement with MBC compared to FPGA and compares performance scaling across two




Fig. 10. Comparison of programmable interconnect requirement: (left) MBC, (right) FPGA.




Fig. 11. EDP improvement in MBC over FPGA at the same technology (45 nm) for fine-grained applications (left). Technology scalability of performance for FPGA and MBC.

technology generations between FPGA and MBC. Due to reduced impact of PIs in performance, MBC can achieve considerably better performance scaling than a PI-dominated FPGA architecture.

In the nonvolatile MBC framework, we can build the function table and schedule tables using STTRAM arrays. This offers the following benefits: 1) since the function table holds the configuration for the partitions, it occupies the maximum area inside a MCB. However a small footprint for the MTJ devices [84] ensures that the area occupied by this memory array is minimized; 2) nonvolatile nature of the STTRAM array ensures that configuration bits for the logic (stored in the function table) and for the local interconnects (stored in the schedule table) is retained when power is turned down; 3) high read performance and low read power for the STTRAM array results in considerable EDP improvement for a STTRAM-based nonvolatile MBC framework.

B. Circuit/Architecture Co-Optimization Techniques

The design space for STTRAM is constrained by the readability and writability conditions i.e., TMR ratio and write current requirement. Given a MTJ, the choice of the access MOSFET width (W) and its wordline voltage (V_{WL}) can be used to navigate the design space of TMR and write-current. To minimize the energy dissipation, we propose to choose the energy optimal point in the $W - V_{WL}$ plane. The total energy is evaluated considering the write/read current through the MTJ-transistor structure and the switching energy associated with the wordline and bitline [76]. A key aspect of the solution is its dependence on the read-write probability. Fig. 12(a) shows two solutions corresponding to write probabilities of 0.5 and 0.1, respectively [76]. These two solutions are different because different write probabilities result in different read and write




Fig. 12. (a) Design of STTRAM cell for MBC framework; (b) read energy with varying write probability [76].

energies. This reflects a change in the optimization parameters. A larger write probability means a solution with larger width and smaller V_{WL} as write has a quadratic dependence on V_{WL} . From read perspective a solution with lower width is preferred due to less leakage power dissipation. For MBC with read-dominant access pattern, the $W - V_{WL}$ configuration corresponding to equi-probable condition is not an optimal choice as it dissipates higher read energy [Fig. 12(b)] [76]. Hence we chose the optimal energy point corresponding to low write probabilities which provides much lower read and total energy at the expense of increased write energy [Fig. 13(a) and (b)] [76]. Fig. 12(b) shows 24% saving in total energy for write probability of 10^{-5} for an 8-bit 64×64 memory array with a read access time of 400 ps [76].

From the STTRAM read operation we find that a larger current flows in the circuit corresponding to read ‘0’ than read ‘1’. This is because resistance of state ‘0’ is lower than state ‘1’. Thus in Fig. 13(a) there is a 36% difference between energy dissipated in the read ‘1’ and read ‘0’ operations. Write energy for ‘0’ case dominates over the ‘1’ case [76]. However for the MBC application intended, the system is heavily biased towards read with a write probability in the range of $10^{-3} - 10^{-5}$. Hence for MBC application, we conclude that if the system is biased for more read ‘1’s than ‘0’s we can have considerable energy savings with STTRAMs [76].

Due to higher read power during a read ‘0’ operation, it is intended that the STTRAM array contain more logic ‘1’ than logic ‘0’. Considering this asymmetry, we have developed a “prefer-

ential mapping” approach to skew the LUTs to contain more logic ‘1’ than logic ‘0’ in order to harness the energy advantage as seen in Fig. 13(a). Such a preferential application mapping scheme therefore amplifies the energy savings by storing more logic ‘1’ than logic ‘0’ in the schedule and function tables. The greedy heuristic for skewing the logic ‘0’ to logic ‘1’ ratio in the LUTs as presented in [87] is used to exploit the lower read ‘1’ power in the STTRAM-based MBC framework. The effectiveness of the preferential mapping approach was validated for a set of standard benchmark circuits chosen from MCNC benchmark suite. For the selected benchmark circuits, the preferential mapping heuristic was observed to achieve on an average about 49% increase in the logic ‘1’ count stored in the LUTs.

From these discussions we conclude that as the number of ‘1’s stored in the array increases the energy advantage will keep on increasing. A study on STTRAM array energy with varying probability of ‘1’ storage is shown in Fig. 13(c) [76]. It points to the fact that a solution with all zero storage will result in a 16% energy access overhead compared to the case when all ones are stored in the array.

C. Simulation Results

We have performed simulations with MTJ at 65 nm node with resistance-area product $30 \Omega\text{-}\mu\text{m}^2$ [76], [77]. The sizes of the MTJ devices have been taken as $50 \times 90 \text{ nm}^2$ which requires approximately $60 \mu\text{A}$ of switching current assuming current density of 10^6 A/cm^2 . The high and low resistance states are represented by 11.1 k Ω and 6.67 k Ω , respectively. The transistor was designed so as to be able to drive the switching current under both write ‘0’ and write ‘1’ conditions.

To obtain the solution for varying write probabilities, first a host of simulations with the high and low resistance is performed for a range of V_{WL} and W . The solution space has to be extracted from the generated design space considering the constraints on minimum TMR and switching current. In this work we consider minimum TMR and switching current requirements of 0.34 and $60 \mu\text{A}$, respectively. Corresponding to this extracted feasible design space of $V_{WL} - W$, we evaluate the read, write, active leakage and total energy of STTRAM array. The energy evaluation considers the read and write probability ratios. The $V_{WL} - W$ combination which gives the minimum energy is identified as the optimal energy solution. For demonstration of the results we selected write probabilities of 0.5 and 0.1 to evaluate the design points. The read and write energies for ‘0’ and ‘1’ are computed for these design points.

Delay and energy requirement for the CMOS elements of the MCB were obtained through SPICE simulations using BSIM4 predictive models at 65 nm technology [82]. A supply voltage of 1 V was used for simulation. As the cycle time for a given benchmark in the MBC framework depends on the delay through the programmable interconnects, interconnect delay for both MBC and FPGA frameworks were obtained from the VPR toolset [83]. A 65 nm FPGA model [88] was used to simulate the performance of the programmable interconnects.

Fig. 14(a) and (b) shows the improvement in performance and energy-delay product for STTRAM-based MBC over CMOS FPGA framework [76]. As we note from Fig. 14(a), for standard benchmark circuits on an average the MBC framework




Fig. 13. (a) Read and (b) write energy for a cell storing logic ‘0’ and ‘1’. (c) Increase in read energy with increasing probability of storing ‘1’ [76].




Fig. 14. Improvement in (a) delay and (b) EDP for STTRAM MBC over conventional SRAM-based FPGA [76].

improves the performance by 45.4%. Fig. 14(b) compares the EDP values between the two frameworks. The nonvolatile MBC framework achieves a 5% improvement in EDP over the CMOS FPGA framework. The performance and EDP computation includes the cell optimization for read operation. The EDP improvement is further enhanced through the preferential mapping step which skews the LUT contents to have more logic ‘1’ than logic ‘0’s. As a result of this preferential mapping, the average EDP improvement was calculated to increase from 5% to 6.64%.

STTRAM holds tremendous promise as a nonvolatile memory for storing the configuration bits in a reconfigurable computing framework. MBC frameworks which use dense 2-D STTRAM array as a configuration memory are nonvolatile and have higher energy-efficiency compared to STTRAM-based FPGA frameworks. Moreover, high read performance and low read power for the STTRAM arrays translate into considerable improvement in EDP for STTRAM-based MBC over conventional CMOS-based FPGA framework. This improvement can be further enhanced by circuit/architecture co-optimization techniques, which involve preferential design of the MTJ cell

and skewed application mapping step that increases the number of logic ‘1’s over logic ‘0’s in the LUT content.

VI. CONCLUSION

We have explored several energy efficient unconventional computing models (neuromorphic computing, non-Boolean computing and in-memory computing) using ultra-low voltage, current mode operation of spin-transfer torque devices. Such devices may be integrated with CMOS and other charge-based devices to develop highly energy efficient computing systems in the beyond-CMOS regime. The spin-transfer torque devices are unlikely to be drop-in replacements for CMOS. Hence, there is a need for rethinking the circuit, architecture and computing models that are inherently suited to the characteristics of the devices, and new applications that are enabled by their unique capabilities to truly leverage spin-transfer torque device based computing. Device-aware circuit and architecture level design approaches, which takes advantages of the unique features provided by spintronic devices can be attractive in minimizing energy and improving performance as well as reliability of next-generation computing systems.

REFERENCES

- [1] J. Slonczewski, “Current-driven excitation of magnetic multi-layers,” *J. Magn. Magn. Mater.*, vol. 159, no. 1-2, pp. L1–L7, Jun. 1996.
- [2] L. Berger, “Emission of spin waves by a magnetic multilayer traversed by a current,” *Phys. Rev. B*, vol. 54, no. 13, pp. 9353–9358, Oct. 1996.
- [3] E. Y. Tsymlal and D. G. Pettifor, “Perspectives of giant magneto-resistance,” *Solid State Phys. Adv. Res. Appl.*, vol. 56, pp. 113–237, 2001.
- [4] S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, “Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions,” *Nat. Mater.*, vol. 3, no. 12, pp. 868–871, Dec. 2004.
- [5] Y. Huai, F. Albert, P. Nguyen, M. Pakala, and T. Valet, “Observation of spin-transfer switching in deep submicron-sized and low-resistance magnetic tunnel junctions,” *Appl. Phys. Lett.*, vol. 84, no. 16, p. 3118, 2004.
- [6] M. Julliere, “Tunneling between ferromagnetic films,” *Phys. Lett. A*, vol. 54, no. 3, pp. 225–226, Sep. 1975.
- [7] M. N. Baibich, J. M. Broto, A. Fert, F. N. Van Dau, and F. Petroff, “Giant magnetoresistance of (001)Fe/(001)Cr magnetic superlattices,” *Phys. Rev. Lett.*, vol. 61, no. 21, pp. 2472–2475, Nov. 1988.
- [8] K. K. Bhuwalka *et al.*, “Vertical tunnel field-effect transistor,” *Electron Devices, IEEE Transact. on*, vol. 51, no. 2, pp. 279–282, 2004.
- [9] K. Boucart and A. M. Ionescu, “Double-gate tunnel FET with high- κ gate dielectric,” *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1725–1733, Jul. 2007.
- [10] G. Autès, J. Mathon, and A. Umerski, “Strong enhancement of the tunneling magnetoresistance by electron filtering in an Fe/MgO/Fe/GaAs(001) junction,” *Phys. Rev. Lett.*, vol. 104, no. 21, p. 217202, May 2010.

- [11] P. Mavropoulos, M. Lêzaic, and S. Blügel, "Half-metallic ferro-magnets for magnetic tunnel junctions by ab initio calculations," *Phys. Rev. B*, vol. 72, no. 17, p. 174428, Nov. 2005.
- [12] M. Bowen *et al.*, "Nearly total spin polarization in $\text{La}_{2/3}\text{Sr}_{1/3}\text{MnO}_3$ from tunneling experiments," *Appl. Phys. Lett.*, vol. 82, no. 2, p. 233, 2003.
- [13] T. Sasaki *et al.*, "Local magnetoresistance in Fe/MgO/Si lateral spin valve at room temperature," *Appl. Phys. Lett.*, vol. 104, no. 5, pp. 052404-1–052404-4, Feb. 2014.
- [14] Y. Ji, A. Hoffman, J. S. Jiang, and S. D. Bader, "Spin injection, diffusion, and detection in lateral spin-valves," *Appl. Phys. Lett.*, vol. 85, no. 25, pp. 9218–9220, Dec. 2004.
- [15] Y. Fukuma *et al.*, "Giant enhancement of spin accumulation and long-distance spin precession in metallic lateral spin valves," *Nature Mater.*, vol. 11, no. 7, pp. 527–531, Jul. 2011.
- [16] R. D. McMichael and M. J. Donahue, "Head to head domain wall structures in thin magnetic strips," *IEEE Trans. Magn.*, vol. 33, no. 5, pp. 4167–4169, Sep. 1997.
- [17] Y. Nakatani, A. Thiaville, and J. Miltat, "Head-to-head domain walls in soft nano-strips: A refined phase diagram," *J. Magn. Magn. Mater.*, vol. 290, pp. 750–753, Apr. 2005.
- [18] I. Dzyaloshinsky, "A thermodynamic theory of 'weak' ferromagnetism of antiferromagnetics," *J. Phys. Chem. Solids*, vol. 4, no. 4, pp. 241–255, Jan. 1958.
- [19] T. Moriya, "Anisotropic superexchange interaction and weak ferromagnetism," *Phys. Rev.*, vol. 120, no. 1, pp. 91–98, Oct. 1960.
- [20] M. Heide, G. Bihlmayer, and S. Blügel, "Dzyaloshinskii-Moriya interaction accounting for the orientation of magnetic domains in ultrathin films: Fe/W(110)," *Phys. Rev. B*, vol. 78, no. 14, p. 140403, Oct. 2008.
- [21] K. S. Ryu, L. Thomas, S. H. Yang, and S. Parkin, "Chiral spin torque at magnetic domain walls," *Nature Nanotech.*, vol. 8, no. 7, pp. 527–533, Jul. 2013.
- [22] S. Emori, U. Bauer, S. M. Ahn, E. Martinez, and G. S. D. Beach, "Current-driven dynamics of chiral ferromagnetic domain walls," *Nature Mater.*, vol. 12, no. 7, pp. 611–616, Jun. 2013.
- [23] A. Yamaguchi *et al.*, "Effect of Joule heating in current-driven domain wall motion," *Appl. Phys. Lett.*, vol. 86, no. 1, p. 012511, 2005.
- [24] C. Y. You, I. M. Sung, and B. K. Joe, "Analytic expression for the temperature of the current-heated nanowire for the current-induced domain wall motion," *Appl. Phys. Lett.*, vol. 89, no. 22, p. 222513, 2006.
- [25] M. Laufenberg *et al.*, "Temperature dependence of the spin torque effect in current-induced domain wall motion," *Phys. Rev. Lett.*, vol. 97, no. 4, p. 046602, Jul. 2006.
- [26] O. Boulle, G. Malinowski, and M. Klaui, "Current-induced domain wall motion in nanoscale ferromagnetic elements," *Mater. Sci. Eng., R, Rep.*, vol. 72, no. 9, pp. 159–187, Sep. 2011.
- [27] G. S. D. Beach, M. Tsoi, and J. L. Erskine, "Current-induced domain wall motion," *J. Magnet. Magnetic Mater.*, vol. 320, no. 7, pp. 1272–1281, Apr. 2008.
- [28] T. Kawahara *et al.*, "2 Mb SPRAM (SPin-Transfer Torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 109–120, Jan. 2008.
- [29] K. Ono *et al.*, "A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gbscale SPRAM," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2009, pp. 1–4.
- [30] C. Lin *et al.*, "45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2009, pp. 1–4.
- [31] Y. M. Lee *et al.*, "Highly scalable STT-MRAM with MTJs of top-pinned structure in 1T/1MTJ cell," in *Proc. Symp. VLSI Technol.*, Jun. 2010, pp. 49–50.
- [32] A. Driskill-Smith *et al.*, "Non-volatile Spin-Transfer Torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability," in *Proc. IEEE Int. Memory Workshop*, 2010, vol. 1, pp. 1–3, 408.
- [33] T. Kawahara, "Challenges toward gigabit-scale spin-transfer torque random access memory and beyond for normally off, green information technology infrastructure (Invited)," *J. Appl. Phys.*, vol. 109, no. 7, p. 07D325, 2011.
- [34] B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory," *Nature Nanotechnol.*, vol. 5, no. 4, pp. 266–270, Feb. 2010.
- [35] B. Behin-Aein, A. Sarkar, S. Srinivasan, and S. Datta, "Switching energy-delay of all spin logic devices," *Appl. Phys. Lett.*, vol. 98, no. 12, p. 123510, Mar. 2011.
- [36] S. Srinivasan, A. Sarkar, B. Behin-Aein, and S. Datta, "All-spin logic device with inbuilt nonreciprocity," *IEEE Trans. Magn.*, vol. 47, no. 10, pp. 4026–4032, Oct. 2011.
- [37] C. Augustine, G. Panagopoulos, B. Behin-Aein, S. Srinivasan, A. Sarkar, and K. Roy, "Low-power functionality enhanced computation architecture using spin-based devices," in *Proc. IEEE/ACM Int. Symp. Nanoscale Arch.*, Jun. 2011, pp. 129–136.
- [38] R. Lippmann, "An introduction to computing with neural nets," *IEEE ASSP Mag.*, vol. 4, no. 2, pp. 4–22, Apr. 1987.
- [39] M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-based neuron model with domain wall magnets as synapse," *IEEE Trans. Nano.*, vol. 11, no. 4, pp. 843–853, Jul. 2012.
- [40] M. Sharad, D. Fan, K. Aitken, and K. Roy, "Energy-efficient non-Boolean computing with spin neurons and resistive memory," *IEEE Trans. Nano.*, vol. 13, no. 1, pp. 23–34, Jan. 2013.
- [41] M. Sharad, D. Fan, and K. Roy, "Spin-neurons: A possible path to energy efficient neuromorphic computers," *JAP*.
- [42] D. Fan, M. Sharad, A. Sengupta, and K. Roy, "Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing 2014 [Online]. Available: arXiv:1402.2902, to be published
- [43] D. Fan, M. Sharad, and K. Roy, "Design and synthesis of ultra low energy spin-memristor threshold logic," *IEEE Trans. Nanotechnol.*, vol. 13, no. 3, pp. 574–583, May 2014.
- [44] K. Roy, M. Sharad, D. Fan, and K. Yogendra, "Brain-inspired computing with spin torque devices," in *Design, Automat. Test Eur. Conf. Exhibit.*, 2014, pp. 1–6.
- [45] S. Ramasubramanian, R. Venkatesan, M. Sharad, K. Roy, and A. Raghunathan, "SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing," in *Proc. 2014 Int. Symp. Low Power Electron. Design*, 2014, pp. 15–20.
- [46] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, vol. 10, no. 4, pp. 1297–1301, 2010.
- [47] T. Kimura and Y. Otani, "Large spin accumulation in a Permalloy-silver lateral spin valve," *Phys. Rev. Lett.*, vol. 99, p. 196604, 2007.
- [48] S. Haykin, *Neural Networks: A Comprehensive Foundation*. New York: Macmillan, 1994.
- [49] K. Kodama *et al.*, "Current-perpendicular-to-plane giant magnetoresistance of a spin valve using Co₂MnSi Heusler alloy electrodes," *J. Appl. Phys.*, vol. 105, no. 7, pp. 07E905–07E905-3, 2009.
- [50] W. Rippard *et al.*, "Spin-transfer dynamics in spin valves with out-of-plane magnetized CoNi free layers," *Phys. Rev. B*, vol. 81, no. 1, p. 014426, 2010.
- [51] K. Ohashi *et al.*, "Low-resistance tunnel magnetoresistive head," *IEEE Trans. Mag.*, vol. 36, no. 5, pp. 2549–2553, Sep. 2002.
- [52] T. Wada *et al.*, "Spin-transfer-torque-induced RF oscillations in CoFeB/MgO/CoFeB magnetic tunnel junctions under a perpendicular magnetic field," *Phys. Rev. B*, vol. 81, no. 10, p. 104410, 2010.
- [53] R. Dlugosz, T. Talaska, and W. Pedrycz, "Current-mode analog adaptive mechanism for ultra-low-power neural networks," *IEEE Trans. Circuits Syst.*, vol. 58, no. 1, pp. 31–35, Jan. 2011.
- [54] A. Bermak, "A highly scalable 3D chip for binary neural network classification applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2003, vol. 5, pp. 685–688.
- [55] S. Fukami *et al.*, "20-nm magnetic domain wall motion memory with ultralow-power operation," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2013, pp. 1–4.
- [56] D.-T. Ngo, K. Ikeda, and H. Awano, "Direct observation of domain wall motion induced by low-current density in TbFeCo wires," *Appl. Phys. Exp.*, vol. 4, no. 9, p. 093002, 2011.
- [57] C. K. Lim *et al.*, "Domain wall displacement induced by sub-nanosecond pulsed current," *App. Phys. Lett.*, vol. 84, no. 15, p. 2820, 2004.
- [58] M. Sharad, K. Yogendra, and K. Roy, "Dual pillar spin torque nanoooscillator," *Appl. Phys. Lett.*, vol. 103, no. 15, p. 152403, 2013.
- [59] M. R. Pufall, W. H. Rippard, S. E. Russek, S. Kaka, and J. A. Katine, "Electrical measurement of spin-wave interactions of proximate spin transfer nanoooscillators," *Phys. Rev. Lett.*, vol. 97, no. 8, p. 087206, 2006.
- [60] A. N. Slavin and V. S. Tiberkevich, "Nonlinear self-phase-locking effect in an array of current-driven magnetic nanocontacts," *Phys. Rev. B*, vol. 72, no. 9, p. 092407, 2005.
- [61] T. Moriyama *et al.*, "Phase locking and frequency doubling in spin-transfer-torque oscillators with two coupled free layers," *Phys. Rev. B*, vol. 86, no. 6, p. 060411, 2012.

- [62] G. Csaba and W. Porod, "Computational study of spin-torque oscillator interactions for non-Boolean computing applications," *IEEE Trans. Mag.*, vol. 49, no. 7, pp. 4447–4451, Jul. 2013.
- [63] B. Razavi, "A study of injection locking and pulling in oscillators," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1415–1424, Sep. 2004.
- [64] B. Georges *et al.*, "Coupling efficiency for phase locking of a spin transfer nano-oscillator to a microwave current," *Phys. Rev. Lett.*, vol. 101, no. 1, p. 017201, 2008.
- [65] W. H. Rippard *et al.*, "Injection locking and phase control of spin transfer nano-oscillators," *Phys. Rev. Lett.*, vol. 95, no. 6, p. 067203, 2005.
- [66] L. Liu, C.-F. Pai, D. C. Ralph, and R. A. Buhrman, "Magnetic oscillations driven by the spin hall effect in 3-terminal magnetic tunnel junction devices," *Phys. Rev. Lett.*, vol. 109, no. 18, p. 186602, 2012.
- [67] L. Liu *et al.*, "Spin-torque switching with the giant spin hall effect of tantalum," *Science*, vol. 336, no. 6081, pp. 555–558, 2012.
- [68] C.-F. Pai, L. Liu, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, "Spin transfer torque devices utilizing the giant spin hall effect of tungsten," *App. Phys. Lett.*, vol. 101, no. 12, p. 122404, 2012.
- [69] L. Q. Liu, T. Moriyama, D. C. Ralph, and R. A. Buhrman, "Spin-torque ferromagnetic resonance induced by the spin hall effect," *Phys. Rev. Lett.*, vol. 106, no. 3, p. 036601, 2011.
- [70] A. Fert and P. M. Levy, "Spin hall effect induced by resonant scattering on impurities in metals," *Phys. Rev. Lett.*, vol. 106, no. 15, p. 157208, 2011.
- [71] J. Z. Sun, "Spin-current interaction with a monodomain magnetic body: A model study," *Phys. Rev. B*, vol. 62, pp. 570–578, 2000.
- [72] M. Sharad, K. Yogendra, K. Kwon, and K. Roy, "Design of ultra high density and low power computational blocks using nano-magnets," in *Proc. 14th Int. Symp. Quality Electron. Design*, 2013, pp. 223–230.
- [73] S. Paul and S. Bhunia, "A scalable memory-based reconfigurable computing framework for nanoscale crossbar," *IEEE Trans. Nanotechnol.*, vol. 11, no. 3, pp. 451–462, May 2012.
- [74] S. Paul, R. Karam, S. Bhunia, and R. Puri, "Energy-efficient hardware acceleration through computing in the memory," in *Design Automat. Test Eur.*, 2014.
- [75] S. Paul, A. Krishna, W. Qian, R. Karam, and S. Bhunia, "MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications," *IEEE Trans. Very Large Scale (VLSI) Syst.*, 2014, to be published.
- [76] S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia, "Nanoscale reconfigurable computing using non-volatile 2-D STTRAM array," in *Proc. 9th Int. Conf. Nanotechnol.*, 2009, pp. 880–883.
- [77] S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia, "Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 1, no. 3, pp. 369–380, Sep. 2011.
- [78] M. Hosomi *et al.*, "A novel non-volatile memory with spin torque transfer magnetization switching: Spin-RAM," in *IEDM*, 2005, pp. 459–462.
- [79] T. Kawahara *et al.*, "2Mb Spin-Transfer Torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read," in *IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers*, Feb. 2007, pp. 480–617.
- [80] S. Tehrani *et al.*, "Magnetoresistive random access memory using magnetic tunnel junctions," *Proc. IEEE*, vol. 91, no. 5, pp. 703–714, May 2003.
- [81] S. Paul and S. Bhunia, "Reconfigurable computing using content addressable memory for improved performance and resource usage," in *Proc. 45th ACM/IEEE Design Automat. Conf.*, 2008, pp. 786–791.
- [82] Predictive technology models [Online]. Available: <http://www.eas.asu.edu/~ptm/latest.html>
- [83] Full CAD flow for heterogeneous FPGAs: Ver. 5 [Online]. Available: <http://www.eecg.utoronto.ca/vpr/>
- [84] ITRS 2008 Update on Emerging Research Devices [Online]. Available: http://www.itrs.net/Links/2008ITRS/Update/2008_Update.pdf
- [85] N. Bruchon *et al.*, "New non-volatile FPGA concept using magnetic tunneling junction," in *IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit.*, 2006.
- [86] W. Zhao *et al.*, "Integration of Spin-RAM Technology in FPGA Circuits," presented at the IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit., Karlsruhe, Germany, 2006.
- [87] S. Paul *et al.*, "Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches," in *Int. Conf. Computer-Aided Design*, 2008, pp. 589–592.
- [88] Intelligent FPGA architecture repository [Online]. Available: http://www.eecg.utoronto.ca/vpr/architectures/architecture_table.html



Kaushik Roy (F'12) received the B.Tech. degree in electronics and electrical communications engineering from the Indian Institute of Technology, Kharagpur, India, and the Ph.D. degree from the Electrical and Computer Engineering Department, University of Illinois, Urbana-Champaign, IL, USA, in 1990.


He was with the Semiconductor Process and Design Center of Texas Instruments, Dallas, TX, USA, where he worked on FPGA architecture development and low-power circuit design. He joined the Electrical and Computer Engineering Faculty at Purdue University, West Lafayette, IN, USA, in 1993, where he is currently Edward G. Tiedemann Jr. Distinguished Professor. His research interests include spintronics, device-circuit co-design for nanoscale Silicon and non-Silicon technologies, low-power electronics for portable computing and wireless communications, and new computing models enabled by emerging technologies. He has published more than 600 papers in refereed journals and conferences, holds 15 patents, graduated 60 Ph.D. degree students, and is co-author of two books on low power CMOS VLSI design (Wiley and McGraw Hill).

Dr. Roy received the National Science Foundation Career Development Award in 1995, IBM faculty partnership award, ATT/Lucent Foundation award, 2005 SRC Technical Excellence Award, SRC Inventors Award, Purdue College of Engineering Research Excellence Award, Humboldt Research Award in 2010, 2010 IEEE Circuits and Systems Society Technical Achievement Award, Distinguished Alumnus Award from Indian Institute of Technology (IIT), Kharagpur, Fulbright-Nehru Distinguished Chair, DoD National Security Science and Engineering Faculty Fellow (2014–2019), and several best paper awards. He was a Purdue University Faculty Scholar (1998–2003). He was a Research Visionary Board Member of Motorola Labs (2002) and held the M. K. Gandhi Distinguished Visiting faculty at Indian Institute of Technology (Bombay). He has been in the editorial board of IEEE DESIGN & TEST, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, and IEEE TRANSACTIONS ON ELECTRON DEVICES.



Deliang Fan received the B.S. degree in electronic information engineering from Zhejiang University, Hangzhou, China, in 2010, and the M.S. degree in electrical and computer engineering from Purdue University, West Lafayette, IN, USA, in 2012. Currently he is a graduate research assistant of Prof. K. Roy and pursuing the Ph.D. degree in electrical and computer engineering at Purdue University, West Lafayette, IN, USA.

His primary research interest lies in brain inspired (neuromorphic) computing using spin-transfer torque devices, nanoelectronic device and circuit co-design, low power digital and mixed signal circuit design. His work contributed to multiple collaborative projects funded by SRC, DARPA, NSF, CSPIN, DoD, and Intel. His past research interests include cross-layer digital system optimization and imperfection-resilient scalable digital signal processing algorithms and architectures using significance driven computation.



Xuanyao Fong (M'06) received the B.Sc. and Ph.D. degrees in electrical engineering from Purdue University, West Lafayette, IN, USA, in 2006 and 2014, respectively.

From January to August 2007, he was an Intern Engineer with Advanced Micro Devices, Inc., Boston Design Center, Boxboro, MA, USA. He was a Research Assistant to Prof. K. Roy in the Nanoelectronics Research Laboratory, Purdue University. Currently, he is a Postdoctoral Research Assistant to Prof. K. Roy in the Nanoelectronics Research Laboratory, Purdue University, West Lafayette, IN, USA. His research interests include device/circuit/architecture co-design for Si and non-Si nanoelectronics; design of VLSI logic and memory systems using spintronic devices, circuits,

and architectures; and non-Boolean and analog computing paradigms using emerging technologies.

Dr. Fong received the “AMD Design Excellence Award” from Purdue University, in 2008, and the best paper award at the 2006 International Symposium on Low Power Electronics and Design.



Yusung Kim received the B.S. degree with highest honors in electrical and computer engineering from Rutgers University, NJ, USA, in 2007, and the M.S. degree in electrical and computer engineering, in 2010, from Purdue University, West Lafayette, IN, USA, where he is currently working toward the Ph.D. degree with research interest in device/circuit co-design for low power electronic applications.

Mrigank Sharad, photograph and biography not available at the time of publication.



Somnath Paul (S'07–M'11) received the B.E. degree in electronics and telecommunication engineering from Jadavpur University, Kolkata, India, in 2005, and the Ph.D. degree in computer engineering from Case Western Reserve University, Cleveland, OH, USA.

He is currently a Research Scientist at Intel Labs, Intel Corporation, Hillsboro, OR, USA. His primary research interest is hardware-software co-design for improving energy-efficiency, yield and reliability in nanoscale technologies.

Dr. Paul is the recipient of the 2011 Outstanding Dissertation Award from European Design and Automation Association (EDAA) and 2012 Best Paper Award in International Conference on VLSI Design.



Subho Chatterjee received the B. E. degree in electronics and telecommunication engineering from Jadavpur University, Calcutta, India, in 2004, and the M.S. degree in electrical engineering from the Indian Institute of Technology, Kharagpur, India, in 2009. He received the Ph.D. degree from the School of Electrical and Computer Engineering at the Georgia Institute of Technology, Atlanta, GA, USA, in 2012.

Since 2012, he has been with the Memory IP Development Group in Intel Custom Foundry (ICF),

where he is engaged in the development of low-power and high-performance memory circuit technology. He has published over 15 technical papers and one U.S. patent.

Dr. Chatterjee is the recipient of the 2014 IEEE TVLSI Best Paper Award and has been a member of the Technical Program Committee for the ISQED, ASQED, and VDAT conferences.



Swarup Bhunia (SM'14) received the B.E. (Hons.) degree from Jadavpur University, Kolkata, India, and the M.Tech. degree from the Indian Institute of Technology (IIT), Kharagpur, India. He received the Ph.D. degree from Purdue University, West Lafayette, IN, USA, in 2005. Currently, he is T. and A. Schroeder Associate Professor of Electrical Engineering and Computer Science at Case Western Reserve University, Cleveland, OH, USA.

He has over 10 years of research and development experience with over 150 publications in peer-reviewed journals and premier conferences. His research interests include low-power and robust design, hardware security and trust, adaptive nanocomputing and novel test methodologies. He has been serving as an Associate Editor of the ACM *Journal of Emerging Technologies in Computing Systems*.

Dr. Bhunia received IBM Faculty Award (2013), National Science Foundation (NSF) career development award (2011), Semiconductor Research Corporation (SRC) Inventor Recognition Award (2009), and SRC technical excellence award (2005), and several best paper awards/nominations. He has been serving as an Associate Editor of the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS and as a Guest Editor of the IEEE DESIGN & TEST OF COMPUTERS (2010, 2013). He has served as Program Chair for NANOARCH 2013, International Symposium on VLSI Design and Test (VDAT), 2014 and on the technical program committee of major IEEE and ACM conferences.



Saibal Mukhopadhyay (S'99–M'07–SM'11) received the B.E. degree in electronics and telecommunication engineering from Jadavpur University, Kolkata, India, and the Ph.D. degree in electrical and computer engineering from Purdue University, West Lafayette, IN, USA, in 2000 and 2006, respectively.

He was a Research Staff Member at IBM T. J. Watson Research Center from September 2006 to September 2007. He is currently an Associate Professor with the School of Electrical and Computer Engineering, Georgia Institute of Technology,

Atlanta, GA, USA. His current research interests include low-power and robust circuits in emerging technologies, low-voltage power converters and integrated voltage regulators, low-power mixed-signal systems, 3-D integration, and energy-efficient neural computing. He has authored or co-authored over 125 papers in refereed journals and conferences, and holds five U.S. patents.

Dr. Mukhopadhyay was a recipient of the Office of Naval Research Young Investigator Award in 2012, the National Science Foundation CAREER Award in 2011, the IBM Faculty Partnership Award in 2009 and 2010, the SRC Inventor Recognition Award in 2008, the SRC Technical Excellence Award in 2005, the IBM Ph.D. Fellowship Award for years 2004–2005. He has received Best Paper Awards in IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY (2014), IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2014), IEEE/ACM International Low-Power Electronics and Design (2014), and the IEEE International Conference on Computer Design (2004). He has served as Program co-Chair for the International Symposium on Quality Electronic Design (ISQED), 2015 and on the technical program committee of major IEEE and ACM conferences.